Welcome![Sign In][Sign Up]
Location:
Search - usb blaster epm7064

Search list

[VHDL-FPGA-Verilogusb_jtag-20070128-1751

Description: 网上流传的usb_blaster原理图里的CPLD源码,主要是实现usb时序转换成JATG时序输出!-spreading online usb_blaster tenets of the CPLD Ituri source, usb key is timing converted into JATG sequential output!
Platform: | Size: 52224 | Author: 冯海 | Hits:

CodeBus www.codebus.net